Results 1 to 5 of 5
  1. #1
    Member White_Pawn's Avatar
    Join Date
    Jul 2005
    Location
    Vancouver, Canada
    Posts
    3,466

    How to oc my DFI UT NF4 Ultra-D

    ok, my main problem is i dun know the fbs to voltage ratio for the dfi board. Consider that i know nothing about ocing. Can anyone gimme like a guide line or sumthing? Or mabye just sumthing for me to go with.
    - - M a i n R i g - -
    E2140 @ 375 x 8 = 3ghz w/ 1.3375v
    ^Tuniq Tower 120^
    Gigabyte P35-S3L
    powercolor HD4890 @ 850/975
    OCZ System 1337s 2x1 5-5-5-15 2T @ 450mhz.
    2TB 7200.12+ Seagate
    Silverstone Decathalon 650W Modular

  2. #2
    Member Showstoppermd's Avatar
    Join Date
    Aug 2002
    Location
    hawaii
    Posts
    305
    Read the DFI stable settings thread. Its a good place to start.
    Rig 1 :generic case with modified exos wc
    2.4c@3.4 on asus p4c800
    2*512 muskin lvl II 3500 using 3:2 divider
    radeon 9800 pro < stock timings:\
    vcore 1.6v, vdimm 1.7

    Rig 2:
    4400+ toledo 2.6(260*10)
    asus a8n-sli premium
    2x1gb crucial ballistix tracer pc4000
    antec p-180
    2 xfx 7800gtx sli
    ocz powerstream 600

  3. #3
    Member White_Pawn's Avatar
    Join Date
    Jul 2005
    Location
    Vancouver, Canada
    Posts
    3,466
    I took i look. Whats idle cycle limit?
    - - M a i n R i g - -
    E2140 @ 375 x 8 = 3ghz w/ 1.3375v
    ^Tuniq Tower 120^
    Gigabyte P35-S3L
    powercolor HD4890 @ 850/975
    OCZ System 1337s 2x1 5-5-5-15 2T @ 450mhz.
    2TB 7200.12+ Seagate
    Silverstone Decathalon 650W Modular

  4. #4
    Member Showstoppermd's Avatar
    Join Date
    Aug 2002
    Location
    hawaii
    Posts
    305
    I didn't know this either but found this.

    Idle Cycle Limit
    Number of cycles that a given page (or row) of memory is kept open without receiving any read command. A higher number will increase performance in case of recurrent accesses to the same page at the expense of a higher power draw and a more severe latency in case of a page miss. A lower number will decrease performance but also power consumption in the average application but increase performance in applications where page misses are common. The default value was 8.

    I would imagine that the default value varies from chip to chip

    From
    http://www.thegenomecollective.com/f...dex.php/t-4910
    Rig 1 :generic case with modified exos wc
    2.4c@3.4 on asus p4c800
    2*512 muskin lvl II 3500 using 3:2 divider
    radeon 9800 pro < stock timings:\
    vcore 1.6v, vdimm 1.7

    Rig 2:
    4400+ toledo 2.6(260*10)
    asus a8n-sli premium
    2x1gb crucial ballistix tracer pc4000
    antec p-180
    2 xfx 7800gtx sli
    ocz powerstream 600

  5. #5
    Member White_Pawn's Avatar
    Join Date
    Jul 2005
    Location
    Vancouver, Canada
    Posts
    3,466
    Thanks, i found a dude stable settings from the other thread, and i tihnk it will work for me once i mod my zalman 7000
    - - M a i n R i g - -
    E2140 @ 375 x 8 = 3ghz w/ 1.3375v
    ^Tuniq Tower 120^
    Gigabyte P35-S3L
    powercolor HD4890 @ 850/975
    OCZ System 1337s 2x1 5-5-5-15 2T @ 450mhz.
    2TB 7200.12+ Seagate
    Silverstone Decathalon 650W Modular

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •