In the original p4 design they had added on 1mb of L3 cache because they knew the 8kb of L1 cache, despite the new concept, would hurt, not that this answers your question, but it's interesting, and yeh, the p4 xeons will have that amount of cache, which is probably why p4's are susposesdly getting dual support.